

Innerlayer Copper Balancing to Reduce PCB Surface Topography Under Large Form Factor BGAs

Gary A. Brist
Intel Corporation
Hillsboro, OR, USA

Neil Hubble
Akrometrix
Atlanta, GA, USA

Abstract

As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the Printed Circuit Board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow. This paper highlights key results from a HDPUG consortia project that evaluated multiple copper distribution strategies and their impact on surface topography across multiple materials and PCB fabricators. The work evaluated multiple package footprint sizes ranging from 26x26 mm to 100x100 mm, included eight different laminate materials spanning low to high flow characteristics, with multiple builds across eight (8) fabricators. This paper provides analysis of surface topography variations with respect to increasing package sizes due to copper balancing and copper distribution changes within a single layer, the stacking of copper patterns across layers, and the interaction with balancing resin fill rates between adjacent layers. Paper concludes with demonstrating that proper balancing of innerlayer copper and proper selection of material stacks can be used to manage surface topography requirements of large form factor packages.

Introduction

Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas resulting in need for larger CPU and GPU packages [1]. Current CPU/GPU products such as Intel's Ponte Vecchio GPU and AMD's Genoa line of CPUs have package edge dimensions exceeding 75 mm. Based on trends and advances in package integration, it is expected that future packages exceeding 100-120 mm on a package edge will become more common. This increases the challenge of the Second Level Interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly [2],[3]. As the package X-Y dimensions increase, the sensitivity to package warpage and PCB coplanarity also increases. Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.




Figure 1 PCB Coplanarity Under Package

The characterization of PCB coplanarity under the package footprint has been studied and investigated for many years. Many works have investigated the influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile [4],[5],[6]. Other works have shown how the choice of PCB materials,


*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) "Innerlayer Copper Balancing" Project


44 fabrication process conditions, and design each impact global PCB bow/twist and warpage [7]. In addition, it has also been
 45 demonstrated that the position within a single lamination press book can influence the observed PCB warpage and coplanarity.
 46 The difference by lamination book position is most likely due to the thermal lag between top/bottom of a press book and the
 47 middle of a press book.[2]. Most of these works have focused on global design or process metrics that characterize an individual
 48 PCB stackup or an individual PCB layer such as the resin CTE, selected glass construction of a prepreg or core, chosen copper
 49 thickness, or percent copper retained on an individual layer.

50
 51 *Global Copper Density and PCB Stackup Symmetry*

52 It has also been noted through modeling and observation that PCB stackup symmetry is essential for both the thermo-
 53 mechanical properties and the thicknesses selection of materials, with respect to the neutral axis, to manage and minimizing
 54 PCB bow/twist and global warpage.[7],[8],[11]. There have also been published works on the impact of PCB fabrication
 55 process steps such as lamination or removal of copper through etching that impact PCB warpage [2],[8]. Figure 2 shows the
 56 ideal case of laminating two cores with prepreg. In this case the final thickness across a prepreg gap can be determined by the
 57 thickness of the copper on either side of the prepreg and the percent of retained copper on each layer. The evaluation of copper
 58 density (percent retained copper) across a manufacturing panel along with target dielectric thicknesses is used extensively in
 59 selecting prepreg thicknesses and resin content to generate a PCB stackup. Care is usually taken to balance the retained copper
 60 between centerline layer pairs across the centerline of a PCB, as shown in Figure 3, to prevent shifting of the PCB neutral axis
 61 that could initiate general warpage. Differences of 20-30% in 1oz copper layers can result in dielectric height differences of
 62 6.4-9.6 um. While small, it can have noticeable impacts to the overall design, especially when a local difference is stacked
 63 across multiple layers within a stackup.



65
 66 **Figure 2 Lamination Process and Dielectric Separation Post Lamination**
 67



68
 69 **Figure 3 Layer Pairs and Thickness Delta vs Delta Retained Copper**
 70

71 *Local Copper Density under Package Footprint*

72 While controlling global PCB bow/twist and warpage is important, it is the local PCB topography or coplanarity of the solder
 73 pads directly under an individual package that is critical in determining the SLI solderjoint. Prior work highlighted that
 74 localized variations of percent copper within an individual PCB layer can result in localized changes in prepreg thickness
 75 leading to core deformation [13]. Regardless of how well percent copper is balanced across centerline layer pairs, the percent
 76 copper directly under the package is usually much different that the average percent copper for an individual layer due to
 77 antipad arrays in plane layers or pad/trace density on signal layers as shown in Figure 4. The impact of these variations increases
 78 with higher layer PCB designs due to the repeating and stacking of these lower percent copper patterns across layers in
 79 the stackup. As noted in Figure 3, the usage of thick copper layers for power delivery also amplifies the impact of local copper
 80 variations as the copper void volume scales with copper thickness.

81

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project


82 For plane layers, there is usually a high density of via antipads under the package that locally decreases the percent copper
 83 compared with the area outside of the package footprint. For signal layers, the percent copper under the package is usually
 84 close to the percent copper outside the package footprint unless the design includes power/ground shapes for a mixed
 85 signal/plane design approach. Depending on design, this generally results in lower total copper volume under the Package
 86 footprint. Some work has been done to model the stresses profiles due to copper patterns within the PCB [12]. These modeling
 87 approaches help understand the impact of design; but they still rely on the assumption that the fabricated PCB layers have
 88 uniform thicknesses and that metal layers are not deformed and therefore sit within a fixed plane of the PCB.
 89



90
 91 **Figure 4 Representative Retained Copper Outside & Inside a Package Footprint Area**
 92

93 *PCB Surface Topography under Package*

94 As the local total copper under a package is often different than outside the package footprint it is possible to obtain local
 95 thickness and surface topography variations across the PCB directly under the package driven by resin shrinkage during the
 96 lamination process [14],[15],[16]. Under packages with large edge dimensions or when using a resin with low flow
 97 characteristics there can be insufficient resin flow during the lamination cycle that can impact local PCB thicknesses and surface
 98 topography. Figure 5a shows the classical assumption where the PCB surfaces after the lamination process are planar with the
 99 press platen plates. Figure 5b shows the potential PCB cross-sectional deformation resulting from resin shrinkage. When the
 100 resin volume is uniform across the PCB, the impact of resin shrinkage is not noticeable as any resin shrinkage is also uniform
 101 across the PCB area. But, when the resin volume is not uniform across the PCB and not supported by PCB copper shapes, the
 102 impact of resin shrinkage will be proportional to the change in resin volume.
 103



104
 105 **Figure 5 PCB Thickness Under Package with and Without Resin Shrinkage**
 106

107 Two types of resin shrinkage occur in a thermosetting resin during the lamination cure cycle [9]. The first is known as chemical
 108 shrinkage and is the volume reduction as result of crosslinking during cure. In lab measurements of general non-filled
 109 thermosetting resins, the chemical shrinkage has been characterized as a function of cure percentage with chemical shrinkage
 110 measuring around 7-10% at full cure [10], [14]. The use of fillers within the resin system would reduce the value proportionally
 111 to the filler volume with respect to a pure resin system. At this time, the chemical shrinkage data for the various resin systems
 112 used in common PCB laminates is not readily available. The second type of resin shrinkage is due to the coefficient of thermal
 113 expansion (CTE) and results during the cooling from the lamination cure temperature. While a CTE value can be obtained
 114 from PCB material datasheet, the reported value is based on a selected resin-glass composite using a specific glass style and
 115 resin content for resin. As such, the CTE shrinkage for local resin rich areas will be higher than reported on datasheets as the
 116 local area is filled with resin. While the mechanisms for chemical shrinkage and CTE shrinkage are different, the physical
 117 consequences are the same. As a result, several researchers have proposed simply modeling the combined result as an effective
 118 CTE. In a PCB composite stackup, the actual physical change in PCB thickness due to total resin shrinkage is also dependent
 119 the resin's ability to bend or compress materials within the PCB stackup based on their material modulus and thickness and the
 120 span of the resin rich pockets.

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) "Innerlayer Copper Balancing" Project

121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151

In some cases, under large package footprints, designers may stack power or shielding shapes which result in islands of higher total copper within a local area under the package. In these cases, the mechanism of resin shrinkage could generate non-standard profiles such as “W” shapes.

In the case of PCB prepreg selections with sufficient resin flow and available resin volume to fully fill regions with low retained copper, it is possible to draw a conclusion that the PCB surface would be planar with the press platens at some point in time prior to full cure with the resulting observed thickness reduction being solely due to resin shrinkage. But in the case of low flow resins and/or PCB prepreg selection without sufficient available resin to fully fill regions of low retained copper, it may be possible to generate PCB thickness and surface topography variations that are greater than that resulting from resin shrinkage due to other mechanisms that generate core deformation [17].

Given the industry trends of larger packages and the resulting requirement to reduce PCB coplanarity of the package footprint, the HDPUG consortia undertook an industry effort to evaluate the role of design and material selection on PCB coplanarity. The goal was to study the relationship of PCB surface topography and coplanarity of the PCB package footprint to changes in percent retained copper and the size of low/high copper areas within PCB. As newer electronic systems target ever increasing data speeds and the usage of low loss and ultra-low loss PCB laminates increasing, the consortia effort also considered how material selection impacted PCB coplanarity across different design conditions.

Experimental Methodology

A test vehicle was designed to evaluate a range of copper balancing distributions under various package footprint sizes ranging from 28x28 mm to 89x89 mm. Figure 6 shows the test vehicle stackup and basic design floorplan. To drive a high range of total copper and emulate high-end server and network systems, a symmetrical twenty-two (22) layer construction with target 2.50 mm final thickness was selected which consisted of six (6) layers of 2oz copper located at the center and six (6) layers of 1oz copper at the top and bottom of the stackup. The basic floorplan formfactor was 205x285 mm with a set of components and connector placements. Component footprints included a large 89x89 mm footprint at 1mm pitch located at the center of the floorplan, two 37x37 mm footprints at 0.8 mm pitch, and two 28x28 mm footprints at 0.65mm. A power channel from the large package footprint was also included to replicate a common power delivery strategy of added copper fill regions on signal layers. The component footprints were placed with large separations to minimize and potentially nullify interactions between the copper variations of adjacent regions.




Figure 6 Test Vehicle Stackup and Floorplan

152
153
154
155
156
157
158
159
160
161
162

Blocking for Manufacturing Factors

The test vehicle design consisted of replicating the quadrant floorplan in a two-by-two grid to cover a full manufacturing panel as shown in Figure 7. Each quadrant was designed with a different copper balancing strategy under the component footprints. The copper patterns for an individual component footprint were identical for components replicated within a single quadrant. The purpose of different copper balance strategies within the same manufacturing panel was to block out manufacturing process and material lot factors. This approach allowed evaluation of design variations while maintaining the same press book location, same lamination press load, same thermal profiles, and same physical core and prepreg.

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project




Figure 7 Full Test Vehicle Panel and Copper Balance Strategies by Quadrant

163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184

The copper balance strategy applied to each quadrant varied. A representation for a single layer and single component is shown in Figure 7. The copper balance strategy used in Quadrant 3 was set to mimic typical design approaches and copper fill percentages seen in typical designs. The strategy for Quadrant 4 was to maximize copper under the component footprint by selectively adding non-functional pads to power ground nets on specific layers and to add copper patterns on signal layers where possible to keep the percent copper uniform under the component. In some areas, achieving uniform percent copper included adding small voids or antipads to specific solid copper areas. Within Quadrant 4, care was also taken to ensure any open area under the component was filled, especially on thicker copper layers. Quadrant 1 and Quadrant 2 copper balance strategies that were selected to stress and test the limits and mechanisms of resin shrinkage and material resin flow across different void sizes and were not indicative of typical designs. The only difference between Quadrant 1 and Quadrant 2 was the inclusion of copper thieving outside the component footprints in Quadrant 2 to maintain a uniform 25% copper across the layer.

Fabrication and Material Scope

Eight (8) materials were included within the test to cover a reasonable sampling of traditional materials, low loss laminates and ultra-low low laminate materials. The test vehicle was fabricated across eight (8) supplier sites with each site completing two build lots with each build lot of a different laminate. In addition, five (5) of the eight (8) materials were replicated across two or three fabricators. See Figure 8. This approach provided good representation of fabricator-fabricator variance. Each fabricator selected the preferred core and prepreg combination to meet the target stackup.




Figure 8 Build Matrix: Copper Distribution Profiles, Materials, and Fabricator Build Lots

185
186
187
188
189
190
191
192
193
194


Analysis Methodology

The warpage and coplanarity measurements were taken with shadow-moire technique at 1.7 um resolution using 150 line per inch grating. The tool model was an Akrometrix TTSM-J with the loading tray design adjusted for PCB support. For each build lot, four (4) manufacturing panels were selected, serialized, and singulated into the individual quadrants. The quadrant level warpage was first measured, then each of the five components footprints were measure both front and back. See Figure 9. The area of measurement for each component was 12.5 mm beyond the edge of the component perimeter. Analysis metrics of warpage and coplanarity were then obtained for front and back of each component footprint. Interface plots were also

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project

195 obtained to evaluate local PCB thickness profiles along the diagonals of each component site in conjunction with the general
 196 coplanarity of the site.
 197



198
 199
 200 **Figure 9 Surface Analysis and Metrics**


201 Physical microsections were also taken after surface analysis by shadow moire. These microsections were done on a sampling
 202 basis across different build lots, quadrants, and component sites to confirm PCB thickness variations obtained from the interface
 203 plots. Measurements were taken every 1 mm along the microsection to generate profiles of PCB surfaces relative to the PCB
 204 centerline. See Figure 10.
 205



206
 207 **Figure 10 Full Microsection Across Component Footprint**
 208

209 **Results and Discussion**

210 The differences in copper balance strategies had a significant impact on the coplanarity under a component, even for small
 211 package footprints. Figure 11 shows the measured results for the smaller 28x28 mm package footprint across the different
 212 materials and PCB fabricator build lots. In Figure 11, the materials were ordered generically from highest to lowest resin flow
 213 going left to right. First key observation was that the selection of material had a very significant impact when the design was
 214 not optimized for copper balance. Whereas when the copper balancing was optimized, the choice of material had little impact
 215 on average coplanarity with only a noted increase in variability for materials considered to be lower flow. This observation
 216 matched general expectations based on the delta copper profiles for the 28x28 mm footprint as shown in Figure 8. The Q3
 217 Typical Copper Balance condition had a smaller void region, and the Q4 Optimized Copper Balance condition had no center
 218 void region.
 219




220
 221 **Figure 11 Coplanarity for 28x28 mm Package by Copper Balance Strategy, Material, and Fabricator**
 222

223 Package size also had a significant impact on coplanarity. Figure 12 shows summary results of coplanarity for a selected high
 224 flow, mid flow, and low flow material by package size and copper balance strategy. Each material in Figure 12 was fabricated
 225 at multiple fabricators with data shown for the same material pooled across the fabricators. In general, for the same design
 226 strategy and similar delta copper profiles under the component, the larger the package footprint the higher the average
 227 coplanarity and the higher variation that was measured. This highlights that the need to optimize copper balancing for

*As originally presented at IPC APEX 2024.


** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project

228 coplanarity as package size increases. With optimized copper balancing, the coplanarity increased, but the difference between
 229 high flow, mid flow, and low flow materials was much lower. This demonstrates that sufficient copper balancing can enable
 230 the usage of lower flow materials – even with large package footprints.
 231



232
 233 **Figure 12 Coplanarity Difference between Higher & Lower Flow Laminates Across Package Size**
 234

235 Figure 13 shows the full data set of measured coplanarity across copper balance strategy, package footprint size, material, and
 236 PCB fabricator with respect to a 225 um coplanarity acceptance limit. It shows that with few exceptions small and medium
 237 sized package footprints can achieve low coplanarity requirements without much consideration for copper balancing. With
 238 larger package footprints, the need to balance copper becomes extremely critical.
 239
 240



241
 242 **Figure 13 Measured Coplanarity by Copper Balance Strategy and Package Footprint Size**
 243

244 A key observation was that when comparing differences between PCB fabricators using the same materials, the coplanarity
 245 trends were the same and that the variation between PCB fabricators was small. It is important to note that the fabricators did
 246 not use the exact same prepreg glass styles or resin content which resulted in each fabricator having different levels of available
 247 resin volume for filling copper void areas under the component at each prepreg opening. Based on microsection analysis, this
 248 difference in stackup construction likely accounted for most differences seen between PCB fabricators rather than any
 249 differences in lamination profiles.
 250

251 One unexpected result was that the measured coplanarity for quadrant Q2 was slightly higher than quadrant Q1 for some panels
 252 and some materials. The difference between the two design approaches was fairly minor. Q2 used the same copper patterns
 253 as Q1 quadrant except that a 25% copper thieving pattern was added to large areas outside of the component footprints that did
 254 not contain copper features. This was done on each of the six (6) 1oz signal layers to balance copper across the signal layers.
 255 See the representative signal and planes in Figure 14. This signal layer balancing was then maintained for both quadrant Q3
 256 and Q4. In microsection analysis, the added copper outside of the component footprint was shown to have a higher measured
 257 PCB thickness around the outside of the component of 40-45 um as shown in Figure 14. This thickness change aligns with
 258 equations in Figure 2 when assuming an average 32 um thickness and an increase in the percent copper by 25% for each of the
 259 six 1oz copper layers.
 260

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project




Figure 14 Representative Copper Distribution for 28x28 mm Footprint and Measured PCB Thicknesses

261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300

Another observation from the measured absolute thickness profile is that the thickness at the center of the component footprint of Q2 remained nearly the same as measured for Q1 even as the absolute thickness outside the component footprint increased. This is consistent as the copper profile under the component was identical for Q1 and Q2. As a result, the Q2 PCB surface had a larger delta thickness profile and a resulting higher coplanarity. In comparing Q1 and Q2 profiles across various materials, the distance from the component footprint at which the measured thickness increased by 40-45 um varied – most likely because of different flow characteristics. Lower flow materials showed the sharpest transition and higher flow materials a more gradual transition. This result also aligns with understanding of higher flow materials able to average out variations across a larger area.

For the footprint shown in Figure 14, Q3 maintained same copper profile outside the component footprint but added copper to the signal layers and reduced the copper void on plane layers under the component footprint. As expected, the absolute thickness outside the component footprint was also roughly same as Q2 with the thickness under the component increasing with the increased copper. Thus, Q3 had a reduced the delta PCB thickness across the component and consequently a reduced coplanarity relative to Q2 and Q1.

Coplanarity and Local PCB Thickness Variations

The data obtained from the Interface Plot feature in Akrometrix analytic software was used to separate the contribution of local PCB thickness variations and the contribution of bow/twist and warpage of the PCB on coplanarity of the component footprint. The interface plots also allow analysis of how the superposition of the two contributions resulted in coplanarity differences between front/back and between panels. The methodology of including different copper balance strategies within the same manufacturing panel made it possible to evaluate the progression of total coplanarity and local thickness variations as the profile of local copper changed. Figure 15 shows an example progression for different changes in local copper as well as the coplanarity and local PCB thickness for two different materials.

In the first example of Figure 15, Fab H – Mtrl M4 Panel 04, the curvature of the PCB at each of the panel quadrants was approximately the same at 120-130 um across the diagonal. The large delta copper void of Q1 resulted in a large thickness difference of 300 um between the center of the footprint to the outside of the footprint. In microsection analysis, this local delta thickness was shown to be very symmetrical around the centerline of the PCB. This local thickness variation was superimposed with the curvature to produce higher coplanarity on top and lower coplanarity on the back side. Due to the large thickness variation, the warpage (signed coplanarity) of the front and back side had the same sign. Moving to Q3, the magnitude of the delta copper void was slightly lower and smaller producing a local thickness delta of 150 um from the footprint center to the edge. The small thickness delta superimposed with the curvature reduced the backside to almost flat. In Q4, the delta copper void at center of the footprint was filled with copper. The resulting local thickness variation across the footprint was very small and the front/back coplanarity were nearly identical and tracked with the general curvature. Unlike Q1, the warpage between front and back of Q4 had opposite signs. In addition, as the local thickness was very small there was no evidence of a complex “W” surface profile as is expected from the delta copper profile.

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project




Figure 15 Superposition of Local PCB Thickness Variations with General PCB Bow/Twist

301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323

The second example in Figure 15, Fab E – Mtrl M2 Panel 02, also shows the superposition of the local PCB thickness and general bow/twist and warpage. In this case, the local curvature of the PCB was different between the three shown quadrants, but all had same general “Smiley” direction. The local thickness variations moving from Q1 to Q3 to Q4 reduced as the delta copper was reduced. In this case, the Q4 the local PCB thickness across the component footprint followed the Delta copper profile and resulted in a “W” thickness profile. This “W” thickness profile was superimposed to the general curvature within the component footprint and resulted in a complex “W” surface topography. This “W” shape was evident in many of the larger 89x89 mm component footprint on specific materials and always followed in design conditions where the local PCB thickness tracked with the delta copper.

Figure 16 shows multiple instances of the superposition of local PCB thickness profiles and various global PCB curvatures for a few selected samples evaluated in this study. Figure 16 A1-A4 show instances of “Frown” global PCB curvatures and the resulting different differences between coplanarity when measured from the top or bottom of the PCB. In the case of Figure 16-A2, the curvature negated the thickness variation resulting in a near flat surface on the top side, but the same location had a high coplanarity on the bottom side. Figure 16-C2 shows the opposite result when the PCB curvature was “Smiley”. The superposition of the PCB curvature with a bow-tie thickness profile resulted in a variety of complex surface topographies. Figure 16-C3 shows classical “W” profile on top with near flat on bottom side. Figure 16-A3 shows example of the bow-tie profile appearing a be dominated by the PCB curvature so that the bottom side has no evidence of the bow-tie profile. Figure 16-A4 and B4 show that when curvature is small relative to the bow-tie profile variations that the surface topography can be more complex than a simple “W” or “M” shape.

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project




Figure 16 Local Coplanarity Examples of Local Thickness Variations Superposition with General PCB Bow/Twist

324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348

In general, there was no trend for general bow/twist curvatures by material, fabricator, or quadrant/design. There were observed panel to panel variations between “Smiley” or “Frown” curvatures within most fabrication build lots. For a given manufacturing panel, each of the quadrants behaved similar and had similar warpage signatures. The panel-to-panel differences should be investigated in a future effort as this has multiple potential contributors such as location within a press book, interactions with the singulation processes of the quadrants after arrival from fabricator, or handling of the individual quadrant units as shipped between physical locations for analysis and measurements.

The primary factors driving the local thickness variation at a given component footprint were the delta copper profile of each quadrant and size of the component footprint. The “hourglass” thickness shape always followed when the delta copper profile contained a high level of removed copper from the center. The “bowtie” thickness shape always followed when local areas within the interior of the component footprint had a region of max copper that approached or exceeded the copper outside of the footprint.

Figure 17 shows the relationship between local PCB thickness differences by the component footprints measured, different copper balance strategies and material selection. These measurements were obtained via Akrometrix interface analysis and confirmed with physical microsections on a random sampling. What is observed in Figure 17 is that the change in PCB thickness locally under each component had the same trends as the measured coplanarity across the various design and material factors seen in Figures 12 and 13. The magnitude of the local PCB thickness increased with component footprint size and was dependent on the material selection. In addition, there was a very strong correlation by design with the non-optimized designs having the highest delta thickness to the optimized copper balance designs having the lowest. And as noted in evaluating coplanarity, change as package footprint increased was smallest when using the optimized copper balance strategy.

*As originally presented at IPC APEX 2024.
** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project




Figure 17 Delta Thickness under Component Footprint

349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374

As mentioned within the introduction, resin shrinkage due to chemical shrinkage and CTE shrinkage was expected to influence the local PCB thickness with respect to local changes in retained copper. Based on literature, it would be expected that the maximum contribution of resin shrinkage would be less than 12-15% of the total local change in copper. Based on mechanism of resin shrinkage, it was only expected to significantly contribute where there existed larger areas devoid of copper. The Resin shrinkage limits shown in Figure 17 reflect the differences in both percent copper and void size for each of the three design strategies. As seen in Figure 17, a 15% resin shrinkage would not encompass the magnitude of thickness changes measured. Even increasing the expected resin shrinkage to 30% was not sufficient to explain the measured thickness changes.

In addition, materials that contained fillers were expected to have a reduced contribution from resin shrinkage. In general, the measured data showed that the filled materials had a higher thickness change which is counter to the expectation for these materials. A key hypothesis from this data is that resin shrinkage is not the driving factor of the larger local thickness changes in this study. This implies that the PCB top and bottom surfaces had the topography variations locked in during the lamination cycle and that the surfaces should not be assumed to have been planar with the press platens at the final stages of cure. This opens additional questions and future investigations of local surface topography variations during and immediately after the lamination press process and the role of resin flow, innerlayer core deformation during lamination, and selection of individual prepreg styles.

The correlation of coplanarity to the local PCB thickness variation was evaluated by plotting the combined total of top and bottom coplanarity at each component footprint site against the measured thickness variation at the same location as shown in Figure 18. In this analysis all fabricators and materials were combined. In addition, all component footprint sizes were pooled. The top and bottom coplanarity were combined into a single composite value to normalize superposition of the global curvature as the global curvature would increase coplanarity on one side and decrease the coplanarity on the opposite side.




Figure 18 Coplanarity (Top + Bottom) vs Local Delta Thickness and Copper Balance Strategy

375
376
377
378
379
380
381
382
383

The trend of coplanarity with respect to changes in local PCB thickness were positive across all copper balance strategies. The highest correlation R value was with the non-optimized copper balance strategy. The R value decreased as the copper optimization was improved. This follows expectation and experience as other factors become more dominate as the local copper is balanced across the component footprint.

Conclusions

*As originally presented at IPC APEX 2024.
** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project

384 It was shown in this study that design and material/stackup selection can be the primary factors influencing coplanarity variation
385 under a component. It was also demonstrated that for the same copper balance strategy coplanarity increases as the component
386 footprint dimensions increase.

387
388 The profile of retained copper under a component has a direct relationship with the surface topography and coplanarity variation
389 of the PCB footprint for the component. It was shown that as the total removed copper increases, the coplanarity increases.
390 This could be due to the PCB stackup either increasing layers of copper or using thicker copper with the same antipad and fill
391 patterns. As silicon substrate packages grow size it is increasingly important to balance the percent of retained copper under
392 the package footprint and match it to the percentage of copper outside the package on each layer and balance the total across
393 layers.

394
395 Large reductions in total copper under a component footprint leads to an hourglass PCB thickness profile and can be a major
396 driver of high localized PCB coplanarity variations under components. Generally, this is result of having a high concentration
397 of antipads, or incomplete copper floods on power layers under a component resulting in a change in percent retained copper.
398 The impact grows proportionally higher with more and/or thicker copper layers. This can be optimized by selective adding
399 non-functional pads for power and ground nets and fill any open areas on both signal and plane layers. Care should be taken
400 when using mixed signal/planes on an individual PCB stackup layer as stacking localized areas of high copper under the
401 component footprint can result in complex “W” or “Bowtie” surface profiles that add complexity to the Second Level
402 Integration of the package and PCB.

403
404 The selection of materials in a PCB stackup can impact the variability and average coplanarity within a given design, especially
405 as component dimensions increase. The impact of material selection is much less when the design is optimized for copper
406 balancing. Basically, it is very difficult to correct a poor design that has high copper imbalance through either material selection
407 or process.

408
409 While resin shrinkage is real and is a consideration for local variations in larger resin pockets, it was shown that it is not likely
410 the driving vector in cases of high coplanarity variation under a component.

411
412 The usage of interface analysis obtained by scanning top and bottom surfaces of the PCB, such as the Akrometrix method, can
413 be used to quantify and differentiate the contribution of local PCB thickness variations and the global PCB bow/twist or
414 warpage on the coplanarity at a component footprint. The high correlation of coplanarity to local PCB thickness variations
415 across materials and copper balance strategies provides an opportunity for designers and PCB fabricators to gage the ‘goodness’
416 of a design and material selection by evaluating the local PCB thickness profile. By combining the technique with analysis of
417 the total retained copper profile outside the component footprint and under the component footprint it is possible to determine
418 where and how copper balancing improvements should be implemented. This can also be used to prioritize between design
419 changes or material choices vs process changes when addressing coplanarity issues.

420 421 **Acknowledgements**

422 The authors would like to acknowledge Larry Marcanti and the rest of the HDPUG staff for the guidance and coordination of
423 the project through its many phases. Special recognition to the those that provided laminate materials for the project and
424 technical support through the project: Taiwan Union Technology Corporation (TUC), Elite Materials Corporation (EMC), AGC
425 Multi Materials (AGC), and ITEQ. And an extended thanks to the PCB fabricators who supported the individual lot builds:
426 WUS, Victory Giant (VGT), TTM-DMC, TTM-Forest Grove, AKM-Meadville, ACCL, SCC, Founder.

427 428 **References**

- 429 [1] Lau J. H. (2022). Recent Advances and Trends in Advanced Packaging, *IEEE Transaction on Components,*
430 *Packaging, and Manufacturing Tehcnology Vol.12, No.2,* Pages 228-251
- 431 [2] Walwadkar S., et al (2022, October 31 – November 3). Impact of PCB Design, Materials, and Manufacturing
432 Process On PCB BGA Land Pattern Warpage and SMT Yield, *SMTAi Conference 2022,* Minneapolis, MN,
433 United States.
- 434 [3] Albrecht O., Meier K., Wohlrabe H. (2020). Study on the Effect of the Warpage of Electronic Assemblies on
435 Their Reliability, *IEEE 8th Electronics System-Integration Technology Conference (ESTC),* Tønsberg, Norway,
436 Pages 1-7
- 437 [4] Davignon J. J., et al (2012). An Investigation into the Predictability of PCB Coplanarity for Romm vs. Lead
438 Free Assembly Temperatures, *IPC APEX EXPO Technical Conference 2012,* San Diego, CA, United States.
- 439 [5] Oon S.J., Tan K.S., Tou T.Y., Yap S.S., Lau C.S., Chin Y.T. (2018). Warpage Studies of Printed Circuit
440 Boards with Shadow Moire and Simulations, *38th International Electronics Manufacturing Technology*
441 *Conference 2018,* Melaka, Malaysia.

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) “Innerlayer Copper Balancing” Project

- 442 [6] Kumbhat N., et al (2003). New Package/Board Materials Technology for Next-Generation Convergent
443 Microsystems, *Electronics Packaging Technology Conference 2003*, Pages 331-335.
- 444 [7] Willis B. (1997). Controlling Bow and Twist, *Electronics Engineer* November 1997, Pages
- 445 [8] Schuerink G.A., Slomp M., Wits W.W., Legtenberg R., Kappel E. (2013). Modeling Printed Circuit Board
446 Curvature in Relation to Manufacturing Process Steps, *2nd CIRP Global Wed Conference 2013*, Pages 55-60.
- 447 [9] Kravchenko O.G., Kravchenko S.G., Pipes R.B. (2016). Chemical and Thermal Shrinkage in Thermosetting
448 Prepreg, *Composites Part A: Applied Science and Manufacturing, Vol 80*, Pages 72-81.
- 449 [10] Nawab Y., Shahid S., Boyard N., Jacquemin F. (2013). Chemical Shrinkage Characterization Techniques for
450 Thermoset Resins and Associated Composites, *Journal of Materials Science 2013*, Pages 5387-5409.
- 451 [11] Lili M., Hang C. (2016). Effect of Resin Content on PCB Warpage and Anti-Shock Performance of BGA
452 Solder Joint, *17th International Conference on Electronic Packaging Technology 2016*, Page 683-685.
- 453 [12] Yaddanapudi V.K., Krishnaswamy S., Rath R., Ganhdi R. (2015). Validation of New Approach of Modeling
454 Traces by Mapping Mechanical Properties for a Printed Circuit Board Mechanical Analysis, *IEEE 17th
455 Electronics Packaging and Technology Conference (EPTC) 2015*, Singapore.
- 456 [13] Brist G., Krieger J., Willis D. (2012). PCB Trace Impedance: Impact of Localized PCB Copper Density, *IPC
457 APEX EXPO Technical Conference 2012*, San Diego, CA, United States.
- 458 [14] Minty R.F., Thomason J.L., Yang L., Stanley W., Roy A. (2019). Development and Application of Novel
459 Technique for Characterising the Cure Shrinkage of Epoxy Resins, *Polymer Testing vol 73*, Pages 316-326.
- 460 [15] Zundel J., Sagerer M., Frewein M., Krivec T. (2021). Characterization of Prepreg Shrinkage and Investigation
461 of its Influence on Warpage Simulation, *22nd International Conference on Thermal, Mechanical, and Multi-
462 Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE) 2021*, St. Julian, Malta,
463 Pages 1-7.
- 464 [16] Lorenz N., Muller-Pabel M., Gerritzen J., Muller J., Groger B. (2022). Characterization and Modeling Cure-and
465 Pressure-Dependent Thermo-Mechanical and Shrinkage Behavior of Fast Curing Epoxy Resins, *Polymer
466 Testing vol 108*, 2022
- 467 [17] Brist G., (2023). Managing Backdrill Stub Length Variations due to Innerlayer Core Deformation, *Electronic
468 Circuits World Convention IPC APEX EXPO 2024*, Anaheim, CA United States

*As originally presented at IPC APEX 2024.

** Based on results from High Density Packaging User Group (HDPUG) "Innerlayer Copper Balancing" Project